Various architectures and circuit schemes of high-speed serial and parallel wireline links are covered. Each student will conduct a design project of link with actual transistor-level simulations.